Abstract
Introduction
Memories are one of the most important components in digital systems, and semiconductor memories are nowadays one of the fastest growing technologies. Actually the major trend of System-Ona-Chip (SOC) allows to embed in a single chip all the components and functions that historically were placed on a hardware board. Within SOCs, [1] forecasts that embedded memories will be the densest components, reaching the 90% of chips area surface in ten years. It is thus common finding, on a single chip, tens of memories of different types, sizes, access protocols and timing. Moreover they can recursively be embedded in embedded cores.
The high density of their cells array makes memories extremely vulnerable to physical defects. Due to the complex nature of the internal behaviour of memory chips, the design of fault models and tests is non-trivial.
An important class of memory faults is the class of linked faults [10] . A linked fault is a memory fault composed of two or more simple faults. The behaviour of each simple fault can be influenced by the remaining ones and in some cases the fault can be masked. Classic march tests cannot detect linked faults due to the masking. In the latest decade published researches mainly focused on the definition of new realistic fault models [2] [3] [4] [5] showing the importance of developing new memory test algorithms. Nevertheless few publications targeted the problem of linked faults and their test generation. In [6] , [7] , and [8] the authors present march test solutions having high fault coverage on a restricted set of linked memory faults. In [9] and [10] the authors present an accurate analysis of the linked fault concept. Moreover, they present a march test facing new fault models.
In [11] , the authors present an automatic generation methodology, but it is still affected by the problem of considering a limited number of memory faults, the same of [6] , [7] , and [8] . So far, no other Automatic Test Generations for Static Linked Faults have been proposed.
In this paper we propose a new approach to automatically generate March Tests targeting static linked memory faults. The generation process resorts to a formal notation that extends the Fault Primitive notation [12] to describe the list of faulty behaviors to be detected. We successfully applied the proposed algorithm to an extensive set of realistic static linked faults, obtaining new March Tests, with a computation time in order of few seconds. To prove their correctness, all generated Tests have been fault simulated by an in-house developed memory fault simulator [13] .
The paper is structured as follows: Section 2 presents an overview about memory fault modeling and notation. Section 3 introduces the concept of Linked Fault (LF) and extends the adopted formalism in order to model LFs. Section 4 presents the memory model. Section 5 details the steps of the automatic March Test generation process, whereas Section 6 presents experimental results. Section 7 finally summarizes the main contributions and outlines future research activities. 
Fault modeling
where the apex identifies the address of the cell. If the address is omitted, it means that the state can be applied on every memory cell indifferently. The '-' denotes a don't care condition.
Definition 2: X is the set of the memory operations, formalized as
where: • t is a wait operation for a defined period of time.
This additional element is needed to deal with Data Retention Faults [14] .
If the address is omitted, it means that the operation can be applied on every memory cell indifferently. Each FFM can be described by a set of Fault Primitives (FPs) [12] .
Definition 3:
A Fault Primitive FP represents the difference between an expected (fault-free) and the observed (faulty) memory behavior denoted by:
Where S a and S v are the Sequence of Sensitizing Operations and/or Conditions respectively applied to a-cell and v-cell, needed to sensitize the given fault. The j-th condition/operation is represented as c [x] , where c ∈ C (1), and x ∈ X (2). R = { (r) n | r ∈ C } is the sequence of values read on the aggressor cell when applying S.
As an example FP = < 0w 1 ; 0 / 1 / -> means that the operation 'w 1 ' performed on the a-cell, when the initial state is 0 for both a and v cells, causes the v-cell to flip. No addresses are specified; therefore this fault can affect each couple of memory cell. Several FPs classification rules can be adopted, based on the number of memory operations (m) needed to sensitize the FP (static when m = 1 or dynamic fault elsewhere); and based on the number of memory cells (#FC) involved by the FP (single-cell where #FC = 1 or ncells elsewhere fault) [14] . Since the FP notation not necessarily explicates the address of both aggressor and victim memory cells, we extend the FP model by introducing the Addressed Fault Primitive concept.
Definition 4: An Addressed Fault Primitive (AFP) is an instantiation of a FP which explicit the involved addresses, and both the faulty and fault-free final memory state, reached by the memory, after applying the AFP. It can be formalized as:
where:
• I = { (s) #IC | s ∈ C } is the initial state, i.e., the value stored in the #IC involved cells, before applying the AFP. The first value correspond to the less significative bit (i.e. the memory cell with the lowest address);
m │op ∈ X } is the sequence of operations, performed on the aggressor cells, needed to sensitize the fault; each operation belong to the alphabet X, the set of all the possible memory operations;
#IC | f ∈ C } is the logical value stored in the memory cells after applying Es (faulty state)
is the logical value stored in the memory cells after applying E s on the fault-free memory (expected state).
The FP of the above example < 0w 1 ; 0 / 1 / -> can be translated into AFP1 = (00, w 0 1 , 11, 10) and AFP2 = (00, w 1 1 , 11, 01), with a memory having n = 2 (i.e., two cells). Each AFP can be covered by a Test Pattern.
Definition 5: A Test Pattern for a given Addressed Fault Primitive is defined as:
• I: is the initial state (see 4);
• E: is equal to E s (see 4); 
Linked Fault: Concept & Modeling
In some cases it is possible that the effect of a FFM influences another functional fault. If these faults share the same aggressor and/or victim cells, the FFMs are called Linked, otherwise they are called simple or unlinked and each fault is independent from the others. To understand the concept of linked faults we can consider, as an example, the Disturb Coupling Faults [14] described by the following two FPs:
A general case is represented in Figure 1 , in which a n cells memory is affected by two FPs (FP1 and FP2) having different a-cells (a 1 , a 2 ) and the same v-cell (v). The vertical arrow shows the address order of the memory (from the lowest memory address to the highest) in which i, j and k represent the address of a 1 , a 2 and v, respectively. By first performing "0w 1 " (FP1) on cell i, the v-cell k flips from 0 to 1; than performing "0w 1 " (FP2) on cell j, the v-cell k changes its value again, from 1 to 0. The global result is that the fault effect is masked by the application of FP2, since FP2 has a fault effect (F) opposite to FP1. Looking at the example of Fig. 1 , we can derive a rigorous definition of a Linked Fault (LF):
Definition 6: Two FPs, FP1 = <S1/F1/R1> and FP2 = <S2/F2/R2>, are said to be Linked, and denoted by "FP1 → FP2", if both of the following conditions are satisfied:
• FP2 masks FP1, i.e., F2 = not (F1);
• The Sensitizing operation (S2) of FP2 is applied after S1, on either the a-cell or v-cell of FP1.
To detect linked faults (LFs), one must detect in isolation (i.e., without allowing the other FP to mask the fault) at least one of the FPs that compose the fault [10] . We extend the concept and the notation described in Definition 6 resorting to AFP (4) formalism. These two AFP satisfy the constraint of Definition 7:
Each Linked fault can be modelled by two AFP according to Definition 7. The last step generates the relative Test Patterns (5) able to cover the AFPs, in such a way that from "AFP1 → AFP2" we obtain:
Fault Graph and Memory Model
The generation of a functional test algorithm consists in finding a sequence of memory operations able to initialize the memory in a given state, to sensitize and to observe all the faulty behaviors in the target fault list For each AFP, the Test Pattern notation (5) already contains this information, hence the generation task become finding a set of TPs able to cover the entire fault list, minimizing the number of operations required. To tackle the problem we resort to the model proposed in [15] to represents the behavior of both the good and the faulty memory. An n one-bit cells memory can be represented as a deterministic Mealy Automata, formally defined as:
• Q = { (0| 1| -) n } is the set of possible memory states;
• X is the input alphabet defined in (2);
• Y = {0,1,-} is the output alphabet, composed of the possible values read as a result of a read operation; '−' denotes the value obtained when a write operation is performed;
The memory model defined in (8) can be represented as a labeled direct graph As an example, Figure 2 shows the model of a 2 bit memory, conventionally named G 0 in the sequel. In G 0, the letters i and j are used to identify the first and the second cell, respectively. Hereinafter, we shall assume i < j. According to (8) each Linked Fault is covered by a sequence of two Test Pattern TP1 and TP2, each TP can be modeled on G 0 by a single additional edge (faulty edge) [15] The couple of Linked TPs is represented on the graph by adding two extra faulty edges as shown in Figure 3 . In the graph representation, the memory state reached by TP1 (F v1 ) is equal to I 2 (initial state of TP2) in order to satisfy Definition 7.
The graph including the faulty edges is named Pattern Graph (PG) and is defined as: 
The above AFPs are covered by Test Patterns:
The PG (named PG CF in the sequel) modeling LF (12) is shown in Figure 4 where the bold edges represent the additional faulty edges of (14) . 
March Tests Generation Algorithm
As pointed out in [15] , the problem of generating March Tests consists in finding a sequence of TPs able to cover all the memory faults in the target fault list. Since each TP is represented by a faulty edge, the problem is equivalent to finding a sequence of edges (walk) on the pattern graph traversing at least all the faulty edges. The memory operations are easily deduced from the labels of the edges composing the walk.
Definition 9 : Sequence of Operations (SO) is a sequence of memory operation SO= so 1 so 2 …, with so i ∈ {X} (see Definition 2). A walk is directly translated into a SO by writing the label of the edges in the sequence.
In the follow we summarize some definitions taken from [15] in order to reduce the complexity of the algorithm.
Definition 10: A March Test (MT) is a sequence of March Elements; each March Element (ME) is a sequence of memory operations applied on every cell in a specific Address Order AO (increasing, decreasing, random).
The problem is to find a sequence of SOs able to cover all the faults in the fault list while respecting the Definition 9, and without causing masking. The strategy adopted by the algorithm will be to extract a sequence of SOs where each SO will correspond to a March Element.
Definition 11: a Sequence of Operations is valid if and only if all the operations are performed on the same memory cell i; otherwise the sequence causes a constraint violation.
The valid SO property ensures that the operations belonging to the SO will be applied on each memory cell as a ME.
Definition 12: The Address Specification of a valid SO is the memory address on which the operations of the SO are performed.
Definition 13: f i ∈ F p is SO Compatible if its address is equal to the address specification of a valid SO and if f j does not mask f j ∈ SO.
The algorithm works on the PG. It attempts to generate a set of March Elements by building valid sequences of operations SO. A valid SO can be directly translated into a March Element by specifying its address order and by removing the address specification; considering the G0 memory model (i < j), the march element address order is defined as follow:
• If the address specification of a valid SO is equal to i then the address order will be '⇑'
• If the address specification of a valid SO is equal to j then the address order will be '⇓'
The algorithm mainly consists in finding a path on the graph able to touch each faulty edge exactly once while respecting the March Test constraints. The main steps of the algorithm are summarized in Fig. 5 All generated March Tests have been verified using an ad hoc memory fault simulator [13] 
Conclusions
This paper presented a methodology to automatically generate March Tests. A general model has been used to represent both known memory faults, and to possibly add new user-defined faults. In particular we address Static Linked Faults. With respect to previously presented approaches our methodology allows generating non-redundant March Tests in a very low computation time, and without exhaustive searches. We have been able to generate March Tests for the complete set of Static Linked Faults obtaining new test algorithms. Comparison with state of the art march tests show that we reduce the complexity of the well known tests and therefore we reduce the time to test making our solution very attractive from the industrial point of view. On going activities are focused on the extension of the model to multi-port memory linked faults and on the possibility of introducing additional constraints on the generated March Test. In particular, has been demonstrated in literature that March Tests with particular address orders (i.e., all increasing or all decreasing) can be implemented more efficiently, we want to be able to add to our model these constraints.
